Abstract-In this paper, the design of a class-F radio frequency power amplifier with a multiharmonic input transmission line network is presented. Harmonic signal components at the gate come from several sources including nonlinear device capacitances and imperfect output harmonic terminations that create harmonic components that are fed back to the gate through the gate-drain capacitance. The effect of these harmonic generation mechanisms and the potential to shape the gate waveform to improve power efficiency are investigated. The study shows that a second harmonic short is most beneficial and the effect of a third harmonic termination is less significant. The concepts are applied to the design of a 10 W GaN class-F amplifier and the design is supported by theoretical, simulation and experimental results. The fabricated design has a measured drain efficiency of 78.8% at an output power of 40.5 dBm for a frequency of 990 MHz. The amplifier was also tested with a 8.8 dB peak-to-average power ratio 5 MHz WCDMA signal. With the modulated signal, the adjacent channel power ratio was −33.1 dBc at a drain efficiency of 46.1% without predistortion correction.
INTRODUCTION
The need for high efficiency power amplifiers (PA) in wireless communication systems continues to motivate research work focused on optimizing PA circuit designs and evaluating trade-offs between different circuit topologies. Examples of high efficiency amplifier circuits include harmonically tuned amplifiers such as class-F [1] [2] [3] [4] [5] [6] and switch-mode amplifiers based on class-E [7] and class-D [8] . In this paper, the focus is on class-F amplifiers and specifically the relationships between power efficiency and harmonic input impedances at the gate of the power device.
In studying the effect of harmonic input impedance at the gate of a class-F amplifier several questions arise. First, why are there harmonics at the gate terminal and where do they come from? Second, how sensitive is the design to harmonic impedance control at the gate and what are the best impedance choices for controlling the harmonics? Within the framework of these questions, the scope in this paper is limited to a consideration of the second and third harmonic components of the current and voltage waveforms. In practical class-F designs, harmonic control up to the third harmonic provides a good balance between power efficiency, matching circuit complexity, and matching circuit losses.
Class-F amplifiers are inherently nonlinear and use harmonic impedance control in the output circuit to shape the voltage waveform at the drain. In an ideal class-F design, the device is cut-off for half the cycle similar to class B, and harmonics are created in the output circuit because the drain current is a half sinusoid. Harmonic termination impedances in the output circuit preserve the shape of the current waveform by shorting even harmonics. The drain voltage waveform is shaped to reduce overlap with the current waveform by open termination impedances at odd harmonics. There are however other important mechanisms that create harmonic frequency components including deviations from the class B bias point, nonlinear device capacitances [9] , and nonlinear device transconductance.
Of these mechanisms, nonlinear gate-source capacitance C gs and nonlinear gate-drain capacitance C gd can directly create harmonic components at the gate. There are also feedback mechanisms including C gd and source inductance which can couple drain harmonics to the gate. For example, an imperfect second harmonic termination in the output match creates a second harmonic voltage component that can be coupled to the gate through C gd . The effect of harmonic signal components at the gate is that the gate waveform is not sinusoidal and consequently the drain current waveform deviates from an ideal half sinusoidal shape. Therefore harmonic termination impedances at the gate can be used to shape both the gate waveform and the drain current waveform.
The relationship between power efficiency and input harmonic impedances for class-F amplifiers has been studied by others [10] [11] [12] [13] [14] [15] [16] and a summary is presented in Table 1 . Most work listed in the table has focused on evaluating the effect of fundamental and second harmonic impedance terminations at the input of the device. In these papers, the mechanisms that generate harmonics in the device have been less important, and the work has focused on investigating harmonic termination impedances using harmonic load pull and time domain techniques. Although these techniques are general and can be extended to all harmonics, the experimental work presented in these papers has been limited to circuits with input harmonic terminations for fundamental and second harmonic impedances. Table 1 . Class-F amplifier designs with input harmonic termination networks.
Ref.
Type Device Input Harmonics Approach [10] class-F, class-F −1 GaN f o , 2f o harmonic tuning [11] class-F, class-B PHEMT f o , 2f o device level [12] class-F, class-F −1 AlGaAs/GaAsN f o , 2f o phase relationship [13] class-FG, class-E GaAs MESFET f o , 2f o power balance [14] class-F Power MESFET f o , 2f o load/source pull [15] class This paper extends the investigation of input harmonic impedance to include the effect of third harmonic terminations on the power efficiency of a class-F amplifier. A systematic comparison of the power efficiency for a design with fundamental, second harmonic, and third harmonic terminations is made. The study begins with simulations of a simplified device model where the relationship between device capacitances and the harmonic levels at the gate are investigated. The impact of the gate to drain capacitance, C gd , is particularly important as it provides feedback from the output to the input. The feedback, combined with imperfect output harmonic termination impedances, can lead to the injection of both odd and even harmonics to the gate terminal.
Simulation studies with the device model show that power efficiency is strongly dependent on second harmonic impedances at the gate and relatively insensitive to third harmonic impedance termination conditions. The model is also used to investigate the sensitivity of the design to nonlinear device capacitances. A comparison is made between a model with linear capacitances and a model with nonlinear capacitances. Without a second harmonic impedance termination, the discrepancy is significant, but with the addition of a second harmonic short, the sensitivity to nonlinear device capacitances is reduced significantly. Once a second harmonic impedance is created, the improvement in power efficiency for a third harmonic termination is much smaller. Therefore, the simulation work gives further insight into how harmonic terminations desensitize a design to nonlinear device capacitance.
As a verification of the input harmonic study, an experimental prototype of a class-F amplifier was built. The design uses a 10 W GaN power device from Cree and includes fundamental, second and third harmonic matching networks in both the input and output circuits. The experimental work is new and includes a third harmonic input impedance which has not be reported in other experiment results [10] [11] [12] [13] [14] [15] [16] .
The paper is organized as follows: In the next section, a simplified device model is shown for the unpackaged Cree device. The model is used in harmonic balance simulations of a class-F power amplifier with different input harmonic termination conditions. After drawing conclusions on the input harmonic termination network, the model is extended to include package parasitics. The design methodology for implementing a class-F amplifier with third harmonic input and output networks is described in Section 3, and the paper concludes with simulated and measured results to verify the design concepts.
HARMONIC ANALYSIS

Device Model
In this work, an experimental design of a class-F amplifier is implemented with a 10 W Cree GaN HEMT (model CGH40010). Although a comprehensive large signal model for the device is available from Cree, it is difficult to use this model to gain insight into the mechanisms which create gate harmonics as well as investigate the sensitivity of the design to device parameters. Therefore, we begin with a simplified device model that is extracted from a large signal die level device model for the Cree CGH60015D. Later, in Section 3, the model is extended to include the device package and the implementation of the harmonic networks includes compensation for the package.
A simplified device model is shown in Figure 1 . The device model consists of a nonlinear transconductor, nonlinear device capacitances (C gs , C gd and C ds ), terminal resistances (r g , r d and r s ) and terminal inductances (L g , L d and L s ). The model parameters are obtained by matching components in the simplified model with extracted values of y or z parameters obtained from the large signal model of the die. The method is similar to constructing equivalent device models from experimental results [17] . Although nonlinear device capacitances create harmonics, C gd inherently provides feedback from the drain to gate and even a linear C gd will also lead to harmonics at the gate. The variation in the device capacitances over the operating range of the device are summarized in Table 2 . The table also includes the nominal device capacitances given on the Cree datasheet for the die, model CGH60015D [18] . Table 2 . Summary of device capacitances for a Cree GaN HEMT (CGH60015D).
Model
Model 
Output Matching Network
The transmission line model for the output matching network (OMN) is shown in Figure 3 . For ideal class-F [19, 20] operation, the input impedance of the OMN looking towards the load is
In this equation, Z L,opt is the optimum load at the fundamental frequency f 0 , and n is a positive integer denoting the harmonic number. For this work, the OMN provides terminations for the first, second and third harmonics. As described later in Section 3, the combination of T L out1 , T L out2 and T L out3 provides a short at the second harmonic and an open at the third harmonic at the drain terminal of the device. A complex conjugate match (Z L,opt ) for maximum power transfer at the fundamental frequency is implemented with a single stub matching circuit consisting of T L out4 and T L out5 . Figure 3 . Output matching network (OMN) structure.
Simulation Experiments
A series of simulation experiments were run to compare the performance of class-F amplifier designs with different harmonic terminations at the gate. Simulation experiments were also run to compare power efficiency with linear device capacitances, nonlinear device capacitances, and imperfect output matching networks which generate even harmonics in the voltage waveform as well as odd harmonics. The results were generated from harmonic balance simulations run in Keysight Technologies Advanced Design System (ADS). The complete simulation model with provisions up to third harmonic termination impedances at the gate is shown in Figure 4 . Before describing the results of the simulation experiments, an overview of the class-F amplifier design is presented. The amplifier is designed for a fundamental frequency of 990 MHz. The drain bias (V DD ) is 30 V and the gate bias (V GG ) is −2.6 V. The optimum load and source impedances at the fundamental frequency were found using source and load pull [21] test benches in the simulator. The transmission line elements TL101 and TL102 in Figure 4 implement the fundamental frequency source match, and the transmission lines TL109 and TL110 implement the fundamental frequency output match. The output matching circuit consists of three other transmission lines, TL106, TL107, and TL108, which create a second harmonic short and third harmonic open at the drain. We remark that further optimization of the third harmonic stub can be made to compensate for the output reactance of the device at the third harmonic. However, the optimization of the output matching network with the simplified device model is not of primary focus here and we constrain the output network topology to be the same for all design studies of the input matching network (see Figure 3) . Instead, in our work we adjust the length of the output harmonic stubs and vary C gd to create different harmonic injection levels that are fed back to the gate. In this way, the significance of the input harmonic terminations versus power efficiency can be swept for different harmonic injection levels at the gate. The input matching circuit also has three transmission lines, TL103, TL104 and TL105, which are used to experiment with different input harmonic terminations at the gate. For the first simulation experiment, the device model consists of fixed (linear) device capacitance values. The fixed capacitance values are selected to be the expected value of the nonlinear capacitances over the operating range of the circuit. The fixed capacitance values are: C gs = 6.17 pF, C ds = 0.92 pF and C gd = 0.36 pF. When the device capacitances are linear, the only mechanism for generating harmonics at the gate is feedback from the output circuit to the input circuit through C gd .
The effect of feedback through C gd is illustrated by comparing the harmonic spectrums at the drain and gate. In Figure 5 , the spectrums are shown for the case where C gd is zero. The drain spectrum for the voltage has DC, fundamental and third harmonic components. The second harmonic is zero because the harmonic is shorted in the output circuit. The corresponding gate spectrum has only a DC and fundamental frequency component as expected because there is no feedback from the drain to gate. On the other hand, when C gd is not zero, harmonic components from the drain voltage are fed back to the gate. An example of gate harmonics created by feedback from C gd is illustrated in Figure 6 for C gd = 0.36 pF. The amount of harmonic feedback from the output to the input of the device depends not only on the size of C gd but also on the harmonic levels in the output circuit.
In the next set of simulation experiments, the device model with linear capacitances is used to compare the power efficiency of three class-F amplifier designs with different input matching circuits. 
Design
Harmonic
The matching circuits are shown in Figure 7 . In the first design (Design 1), the gate is matched at only the fundamental frequency. In the second design (Design 2), the input matching circuit provides a fundamental frequency match and a short at the second and third harmonics. Finally, in the third design (Design 3) the input matching circuit provides a match at the fundamental frequency, a short at the second harmonic and an open at the third harmonic. Table 3 summarizes the input matching network (IMN) designs.
As shown in Figure 6 , odd harmonics in the drain voltage are fed back to the gate through C gd . With linear device capacitances, and an ideal second harmonic short in the output, there are no even harmonics at the gate. However, when device capacitances are nonlinear or imperfect second harmonic terminations in the output circuit are considered, there are even harmonic components at the gate as well. In the next simulation experiment, the same device model with linear capacitances is used except the level of second harmonic distortion at the gate is swept over a large range by tuning the length of TL107 to create an imperfect second harmonic short in the output circuit; in other words, the second harmonic phase at the drain is swept from 150 to 180 degrees. An imperfect second harmonic short is created in practical class-F amplifier designs as soon as the frequency is shifted from the design frequency.
The results of the second harmonic sweep for the three different input matching circuit designs is summarized in Figure 8 . It can be seen that the input matching circuit design is significant when the second harmonic level at the drain is high -for example greater than −20 dB relative to the fundamental frequency component. For a second harmonic level of −11 dB, going from Design 1 (fundamental match only) to Design 2 the power efficiency increases by 5.5%. A small but measurable improvement in power efficiency is obtained with Design 3 when a third harmonic open is added to the gate matching network. If the second harmonic level is low, for example less than −30 dB, the power efficiency of the different designs are similar which is expected. From these results it is clear that incremental improvements in power efficiency can be obtained with harmonic terminations at the gate and the most significant improvement is gained by a second harmonic short with a smaller improvement gained by adding a third harmonic open. As discussed earlier, the amount of harmonic feedback from the drain to the gate depends on the size of C gd . When there is no feedback, the gate signal has only a fundamental frequency component and the performance of the three designs are similar. On the other hand, as C gd is increased, the significance of harmonic input impedance becomes increasingly important.
In the next set of simulations, the previous results for a device model with linear capacitances are compared with simulation results for a device model with nonlinear capacitances. With reference to Figure 1 , a simplified device model is used with the nonlinear device capacitance characteristics shown in Figure 2 . Similar to the previous simulations, the device model is evaluated with three different input harmonic matching circuit designs shown in Figure 7 . The output matching circuit in these simulations has perfect harmonic terminations at the second and third harmonic.
A comparison of the three different designs with nonlinear device capacitances is shown in Table 4 . The results are consistent with the results shown in Figure 8 for linear capacitances in that the biggest improvement in power efficiency results from adding a second harmonic short at the gate and a small improvement of less than 1% is obtained by adding a third harmonic open at the gate. Also, the improvement in power efficiency going from Design 1 to Design 2 with nonlinear device capacitances is larger than the result with linear capacitances. For example, for linear device capacitances and a second harmonic level of approximately −16.5 dB in Figure 8 , the power efficiency of Design 1 is about 77.5%. similar to the power efficiency of Design 1 with nonlinear capacitances (Table 4) . If Design 2 values are compared, the result for the linear capacitance model is about 79.5% or an increase of 2% compared to Design 1, while the result for the nonlinear capacitance model is 83.2%, an increase of 5.7% compared to Design 1. 
Harmonic The device level modeling work also shows that the performance of an amplifier with linear device capacitances has a power efficiency within a few percent of an amplifier with nonlinear device capacitances. In other words, the harmonic injection by C gd is very significant. Also, the simulation experiments show that a second harmonic short at the input is very significant in terms of improving power efficiency in a class-F amplifier. The second harmonic short at the gate node desensitizes the design to second harmonic injection from both feedback through C gd as well as second harmonic components created by nonlinear device capacitances. A small but slightly higher power efficiency can be obtained with an additional input third harmonic termination.
IMPLEMENTATION AND DESIGN METHODOLOGY
In this section, the design of a class-F PA with multiharmonic input and output matching networks using a Cree 10 W GaN HEMT device is described. The simplified device model for the packaged die is extended to include the parasitic capacitance of the package. The package parasitics modify the harmonic impedances required at the terminals of the device and the appropriate matching circuits must be synthesized. The design methodology for implementing the harmonic matching networks is described next.
Packaged Device Model and Load/Source Pull Set-up
The device model for the packaged die is shown in Figure 9 . It consists of a bare die model as shown earlier in Figure 1 with additional lead inductances (L pg , L pd ) and capacitances (C pg , C pd ). These parasitic components can be extracted based on the procedure presented in [22, 23] . The extracted values for the package model are L pg = 0.7 nH, L pd = 0.6 nH, C pg = 0.41 pF and C pd = 0.4 pF. Due to these parasitic components, the optimum impedances at the drain and gate terminal planes of the package should create a corresponding short at 2f 0 and an open at 3f 0 at the intrinsic ports of the device. The required impedances at the terminal planes of the device were determined from a load pull test bench in the simulator using the packaged device model. The results are shown in Table 5 for a fundamental frequency of 990 MHz with a bias of V DD = 30 V and V GG = −2.6 V. Figure 9 . Device model for packaged die. Table 5 . Source and load pull harmonic impedances for the class-F amplifier. 
Input and Output Matching Network Design
The circuit topologies for the matching networks in the class-F design are shown in Figure 10 and the matching networks can be designed using the impedance buffer methodology described in [24] . With Figure 10 . Schematic of the class-F PA with output and input matching circuits and bias networks.
reference to Figure 10 , the output matching network at reference plane A should provide optimum load impedances of
The corresponding load reflection coefficients at these frequencies are given in Table 5 A similar design methodology is used for the input matching circuit design with the exception of a series resistor R g added to improve the stability of the device. Rollet's stability factor is given by [25] 
and a series gate resistor increases the real part of Z 11 to improve stability. Since R g also reduces gain, the choice of R g is a compromise between stability and gain. In this design, a value of 2 Ω is selected.
Implementation and Optimization
Based on the proposed topology shown in Figure 10 , a class-F amplifier was implemented using a 10 W packaged GaN HEMT from Cree (CGH40010). The design was fabricated using copper tape transmission lines on a 1.524 mm Rogers 4350 substrate with dielectric constant of 3.70. Using the method described in the previous subsection, the initial values of the transmission lines in the matching networks were determined. The transmission line lengths were then optimized in the simulator using the large signal device model from Cree. The final design values for the matching networks are summarized in Table 6 . The simulated drain and gate waveforms for the final class-F amplifier design are shown in Figure 11 . For these simulations, the current and voltage are shown referenced to the terminal planes of the packaged device. The shape of the waveforms are modified relative to the waveforms at the intrinsic device plane of the device because of the package parasitics. Other simulations results are shown in the next section where they are compared with experimental results. 
EXPERIMENTAL RESULTS
The experimental class-F amplifier design is shown in Figure 12 and a picture of the experimental test bed is shown in Figure 13 . The amplifier design was tested with both continuous wave (CW) and modulated signals. The results for each test signal are described in the following subsections.
CW Performance
The power efficiency of the class-F amplifier for a CW input signal is shown in Figure 14 . The measured power efficiency reaches a maximum value of 78.8% at an output power of 40.5 dBm. At maximum efficiency, the quiescent drain current is 19% of the maximum DC current. The figure also includes simulation results for the same test conditions. Although good agreement between simulation and measurement results are obtained, the discrepancy at high power may be related to the self-heating in the device. At low output power, the differences between simulated and measured performance may be related to the switch mode operation of the model [26] [27] [28] .
The power efficiency and output power as function of frequency are shown in Figure 15 . Power efficiency is greater than 60% over a frequency range of approximately 120 MHz. The bandwidth is primarily limited by the impedance variation of the input harmonic stubs near the fundamental frequency. Although a double stub input match is added to compensate for the harmonic stub impedances at the fundamental frequency, the network is inherently narrowband. This illustrates the trade-off between bandwidth and power efficiency which can result by shaping the gate waveform with harmonic terminations at the input.
Modulated Performance
After characterizing the amplifier with CW test signals, the amplifier was tested with a 5 MHz WCDMA test signal. The WCDMA signal had a 8.8 dB peak-to-average (PAR) power ratio and was generated using a Tektronix AWG70002A arbitrary waveform generator. Performance of the amplifier was Figure 16 with a resolution bandwidth (RBW) of 30 KHz. A summary of the adjacent channel leakage ratio (ACLR) and power efficiency as function of output power is shown in Figure 17 .
In the figures, three different output power levels are identified for comparison. At point (a), the average output power is 35.1 dBm. The CW saturated output power is approximately 40.5 dBm (see Figure 14) ; therefore the peak power of the modulated signal at point (a) is compressed by about 3.4 dB. The corresponding ACLR is −33.1 dBc and the power efficiency is 46.1%. With the addition of digital predistortion, improvements in linearity of 15 dB or more could be expected [29, 30] . The other two points, (b) and (c), are measured under back-off conditions and as expected linearity improves at the expense of power efficiency.
CONCLUSION
In this work, the effect of second and third harmonic impedances in a class-F amplifier were systematically studied using a simplified device model. Different input matching networks were compared to shape the gate waveform and evaluate power efficiency. The device model was modified to change the device capacitance characteristics and evaluate the sensitivity to nonlinear capacitance. The model also shows how harmonic injection through C gd is clearly evident and how imperfect output termination impedances can affect the input. The results show that a second harmonic short at the gate in a class-F amplifier is very beneficial to enhance power efficiency and the incremental improvement in power efficiency by terminating the third harmonic is less significant. The second harmonic short is also very effective in desensitizing the design to nonlinear device capacitances.
The design concepts were verified by building a class-F amplifier with fundamental, second, and third harmonic input and output matching networks. Good performance was obtained and the experimental results were compared with simulation results. Future work is planned to evaluate the relationship between the device model characteristics and the incremental power efficiency gains of input harmonic matching in an inverse class-F amplifier.
